

Chunghwa Picture Tubes, Ltd. Technical Specification

To :

Date: 2004.07.08

CPT TFT-LCD

CLAA320WA01

ACCEPTED BY:

TENTATIVE

APPROVED BY	CHECKED BY	PREPARED BY
		TFT-LCD Product Planning Management General Division

Product Planning management General Division CHUNGHWA PICTURE TUBES, LTD.

1127 Hopin Rd., Padeh, Taoyuan, Taiwan 334, R.O.C. TEL: +886-3-3675151 FAX: +886-3-377-3054

Doc.No: CLAA320WA01-Ver3.0-040708	Issue Date:	
-----------------------------------	-------------	--

RECORD OF REVISIONS

Revision No.	Date	Page	Description
01	2004/03/31	N/A	Preliminary Specification Initiate.
02	2004/06/10	N/A	Update
03	2004/07/08	N/A	Update

CONTENTS

No	Item	Page
1	Overview	3
2	Optical Characteristics	4
3	Inerface Connections	4
4	Outline Dimension	8

1. Overview

CLAA320WA11 is 31.51" color TFT-LCD (Thin Film Transistor Liquid Crystal Display) module composed of LCD Panel, Driver ICs, Control Circuit Board, Backlight and Inverter. By applying 8 bit digital data,1366×768, 16.7M-color images are displayed on the 31.51" diagonal screen. Input power voltage is 12.0V for LCD driving and 24.0V for Inverter. Interface of data and control signals is LVDS.

*Features

- High Contrast Ratio ,High Luminous.
- Wide viewing angle(±170°).
- PMVA(Premium Multi-Domain Vertical Align) Mode.
- WXGA(1366x768pixels) Resolution(16:9).
- Slim Type.
- Fast Response Time.
- -Direct Type 16CCFL.
- LVDS Interface.
- Low Power Consumption.
- High Definition TV.

* General information

Items	Specifications
Display Area(mm)	697.68(H) × 392.25(V) (31.51 inch diagonal)
Number of Pixels	$1366(H) \times 768(V)$
Pixel Pitch(mm)	$0.51075(H) \times 0.51075(V)$
Color Pixel Arrangement	RGB vertical strip
Display Mode	Normally Black
Number of Colors	16.7M (8bits/color)
Surface Treatment	Hard coating: 3H, Anti-reflective coating < less than 1.5% reflection.
Total Module Power(W)	(110)W

* Mechanical information

Items		Min	Type.	Max.	Note	
	Horizonta	l(H)	742.0	743.0	744.0	mm
Module	Vertical(V	<i>I</i>)	426.0	447.0	448.0	mm
Size	D (1/D)	no inverter	41.0	42.0	43.0	mm
	Depth(D)	with inverter	43.0	44.0	45.0	mm
Module Weight(g)				8300	g	

2.Optical Characteristics

$Ta = 25^{\circ}C$). VCC=5
--------------------	----------

Ite	em	Symbol	Condtion	Min.	Тур.	Max.	Unit
Contrast Rat	io	CR	$\theta = \phi = 0^{\circ}$	600	800		-
т .	Center	Lw	$\theta = \phi = 0^{\circ}$	500	550		cd/m^2
Luminance	Uniformity	Lw	$\theta = \phi = 0^{\circ}$		72		%
Response Ti (Gray toGray)		G-G	$\theta = \phi = 0^\circ$		8		ms
Color Ter	nperature	K		1	10000	1	K
Gan	nma	r		2.0	2.2	2.4	
Viewing	Horizontal		CR 10		-85~85		0
Angle	Vertical		CK 10		-85~85		0

3. Inerface Connections

This LCD employs Two interface connections, a 30pin connector is used for the module electronics and a 14pin Connector is used for the integral backlight system.

3.1 LCD Module

LCD Connector (CN1): FI-X30SSL-HF(JAE) or equivalent

Pin	Symbol	Function	Pin	Symbol	Function
1	VCC	Power supply,+12V	16	GND	Ground
2	VCC	Power supply,+12V	17	RxIN3-	Data-
3	GND	Ground	18	RxIN3+	Data+
4	GND	Ground	19	GND	Ground
5	RxIN0-	Data-	20	N.C	
6	RxIN0+	Data+	21	N.C	
7	GND	Ground	22	N.C	
8	RxIN1-	Data-	23	N.C	
9	RxIN1+	Data+	24	N.C	
10	GND	Ground	25	N.C	
11	RxIN2-	Data-	26	N.C	Vcom
12	RxIN2+	Data+	27	DMS	LVDS Receiver
13	GND	Ground	28	GND	Ground
14	RxCLKIN-	Clock-	29	GND	Ground
15	RxCLKIN+	Clock+	30	GND	Ground

Note: 1.LVDS Option Pin (DMS): If this pin:High (3.3V) JEIDA LVDS format; Otherwise low (GND) No-JEIDA LVDS format


2.It must be connected to High or Low, and it can't be NC.

3.2 LVDS interface


- -LVDS Receiver :Tcon (LVDS Rx merged)
 -Pixel data (single data)
 -Available JEIDA or Normal DATA(by option on Control PCB)

	LVDS pin	JEIDA-DATA	Normal DATA
	TxIN/RxOUT0	R2	R0
	TxIN/RxOUT1	R3	R1
	TxIN/RxOUT2	R4	R2
TxOUT/RxIN0	TxIN/RxOUT3	R5	R3
	TxIN/RxOUT4	R6	R4
	TxIN/RxOUT6	R7	R5
	TxIN/RxOUT7	G2	G0
	TxIN/RxOUT8	G3	G1
	TxIN/RxOUT9	G4	G2
	TxIN/RxOUT12	G5	G3
TxOUT/RxIN1	TxIN/RxOUT13	G6	G4
	TxIN/RxOUT14	G7	G5
	TxIN/RxOUT15	B2	В0
	TxIN/RxOUT18	В3	B1
	TxIN/RxOUT19	B4	B2
	TxIN/RxOUT20	B5	В3
	TxIN/RxOUT21	B6	B4
TxOUT/RxIN2	TxIN/RxOUT22	B7	B5
	TxIN/RxOUT24	HSYNC	HSYNC
	TxIN/RxOUT25	VSYNC	VSYNC
	TxIN/RxOUT26	DENA	DENA
	TxIN/RxOUT27	R0	R6
	TxIN/RxOUT5	R1	R7
	TxIN/RxOUT10	G0	G6
TxOUT/RxIN3	TxIN/RxOUT11	G1	G7
1700 1/RAII (3	TxIN/RxOUT16	В0	В6
	TxIN/RxOUT17	B1	В7
	TxIN/RxOUT23	RESERVED	RESERVED

-Required Signal Assignment for LVDS Transmitter (No-JEIDA normal)



-Required Signal Assignment for LVDS Transmitter (${\bf JEIDA}$)



3.3 Backlight Inverter

Inverter connector: PHR-14(JST)

Pin No	Signal name	Feature
1	Vcc	Supply Voltage 24V
2	Vcc	Supply Voltage 24V
3	Vcc	Supply Voltage 24V
4	Vcc	Supply Voltage 24V
5	Vcc	Supply Voltage 24V
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	GND	Ground
10	GND	Ground
11	NC	NC
12	ON/OFF	ON/OFF Control
13	PWM	PWM Dimming/5V Max Lum
14	GND	Ground

[Note]: 1.ON/OFF control: ON=5V OFF=0V 2. PWM Dimming: MAX=5V,MIN=0V


3.4 SignalTiming Specifications (DE only mode)

Item	Symbol		Min	Тур	Max	Unit
DCLK	Frequency	f_{CLK}	TBD	80	TBD	MHz
	Period	t_{CLK}	TBD	12.5	TBD	ns
	Line Rate	f_H	TBD	48	TBD	kHz
	Horizontal Total Time	t _H	TBD	1648	TBD	t_{CLK}
Horizontal	Horizontal Active Time	t_{HA}	TBD	1366	TBD	t_{CLK}
Horizontai	Horizonta Blank Time	t_{HB}	TBD	282	TBD	t_{CLK}
	Horizontal Front Porch	t_{HFP}				
	Horizontal Back Porch					
	Frame Rate	Fr	TBD	60	TBD	Hz
	Vertical Total Time	t_{V}	TBD	810	TBD	t _H
Vertical	Vertical Active Time	t_{VA}	TBD	768	TBD	t_{H}
Vertical	Vertical Blank Time	t_{VB}	TBD	42	TBD	$t_{\rm H}$
	Vertical Front Porch					
	Vertical Back Porch					


Note) This product is DE only mode. The input of Hsync and Vsync signal does not have an effect on normal operation.


4. Outline Dimension

4.1 Front side (Tolerance is \pm 1.0mm unless noted)



[Unit: mm]





Rear side (Tolerance is ±1.0mm unless noted)

[Unit: mm]

